



SPT-X55TG-ZR++

10Gb/s 120km XFP Transceiver

Hot Pluggable Duplex LC 1550nm CML&APD Single mode

Features

- Support multi-protocol from 9.95Gb/s to 11.3Gb/s
- Hot pluggable 30 pin connector
- Compliant with XFP MSA
- Transmission distance of 120km over single mode fiber
- Cooled CML laser transmitter.
- APD Receiver
- Duplex LC connector
- 2-wire interface for management and diagnostic monitor
- XFI electrical interface with AC coupling
- Power supply voltages: +3.3V, +5V
- Temperature range 0° C to 70° C
- Power dissipation: <3.5W
- RoHS Compliant Part

Applications

- 10GBASE-ZR/ZW Ethernet
- SONET OC-192 / SDH STM-64 ITU-T G.959.1 P1L1-2D2
- 120km 10G FC
- Other optical links

General Description

SPT-X55TG-ZR++ Small Form Factor 10Gb/s (XFP) transceivers are compliant with the current XFP Multi-Source Agreement (MSA) Specification. The high performance cooled CML transmitter and high sensitivity APD receiver provide superior performance for SONET/SDH and Ethernet applications up to 120km optical links.





Absolute Maximum Ratings				
Parameters	Symbol	Min.	Max.	Unit
Storage Temperature	TS	-40	+85	°C
Operating Case Temperature	Te	0	+70	°C
Supply Voltage 1	VCC5	-0.5	+6.0	V
Supply Voltage 2	VCC3	-0.5	+4.0	V

Electrical Characteristics (Top = 0 to 70 $^{\circ}$ C)

Parameters	Symbol	Min	Typica	Max.	Unit	Note
Supply Voltage 1	V _{CC5}	4.75		5.25	V	
Supply Voltage 2	V _{CC3}	3.13		3.45	V	
Supply Current - Vcc5 supply	I _{CC5}			250	mA	
Supply Current - Vcc3 supply	I _{CC3}			500	mA	
Module total power	Р			3.5	W	
	Transmitte	r Section				
Input differential impedance	Rin		100		Ω	1
Differential data input swing	Vin, pp	150		820	mV	
Transmit Disable Voltage	VD	2.0		Vcc	V	
Transmit Enable Voltage	VEN	GND		GND+	V	
Transmit Disable Assert Time	T_off			100	ms	
Tx Enable Assert Time	T_on			100	ms	
	Receiver	Section				
Differential data output swing	Vout, pp	300	500	850	mV	
Data output rise time	tr			35	ps	2
Data output fall time	tf			35	ps	2
LOS Fault	VLOS fault	V _{CC} - 0.5		Vcchost	V	3
LOS Normal	V _{LOS norm}	GND		GND+0. 5	V	3
Power Supply Rejection	PSR		See Note	4 below		4

Note:

1.After internal AC coupling.

2.20 - 80 %

3.Loss of Signal is open collector to be pulled up with a 4.7k - 10kohm resistor to 3.15 - 3.6V. Logic 0 indicates normal operation; logic 1indicates no signal detected.

4. Per Section 2.7.1. in the XFP MSA Specification.



Optical Characteristics (Top = 0 to 70 °C)

Paramete	Symbol	Min	Тур	Max	Unit	Ref.	
Transmitter							
Operating Date Rate	BR	9.95		11.3	Gb/s		
Bit Error Rate	BER				10^{-12}		
Maximum Launch Power	PMAX	1		+5	dBm	1	
Optical Wavelength	λ	1530	1550	1565	nm		
Optical Extinction Ratio	ER	8.2			dB		
Spectral Width	$\Delta\lambda$			1	nm		
Sidemode Supression ratio	SSRmin	30			dB		
Rise/Fall Time (20%"'80%)	Tr/Tf			35	ps		
Average Launch power of OFF Transmitter	POF F			-30	dBm		
Tx Jitter	Tx Jitter Txj Compliant with each standard						
Optical Eye Mask			IEEE8()2.3a		2	
	Receiv	ver	_				
Operating Date Rate	BR	9.95		11.3	Gb/s		
Receiver Sensitivity	Sen			-24	dBm	2	
Maximum Input Power	PMAX	-7			dBm	2	
Optical Center Wavelength	λc	1260		1600	nm		
Receiver Reflectance	Rrx			-27	dB		
LOS De-Assert	LOSD			-24	dBm		
LOS Assert	LOSA	-34			dBm		
LOS Hysteresis	LOSH	0.5		5	dB		


Notes:

1. The optical power is launched into SMF.

2.Measured with a PRBS -1test pattern @10.3125Gbps BER< 10^{-12} .

Pin Assignment

Diagram of Host Board Connector Block Pin Numbers and Name



Hongan Group | Shenzhen Sopto Technology Co.Limited



1	GND	
2	VEE5	
3	MOD_DESEL	
4	Interrupt	
5	TX_DIS	
6	VCC5	
7	GND]
8	VCC3	
9	VCC3	
0	SCL	
1	SDA	
2	Mod_Abs	
3	Mod_Nr	
4	RX_LOS	
5	GND	1

GND 30 29 TD+ TD-28 27 GND 26 GND REFCLK-25 RefCLK+ 24 23 GND 22 VCC2 P_Down/RST 21 Vcc2 20 GND 19 18 RD+ RD-17 GND 16

Bottom of Board (As view through top of board) Top of Board

Pin Function					
Pin	Logic	Symbol	Name/Description	Ref.	
1		GND	Module Ground	1	
2		VEE5	Optional –5.2 Power Supply – Not required		
3	LVTTL-I	Mod- Des el	Module De-select; When held low allows the module to, respond to 2-wire serial interface commands		
4	LVTTL-O	Interrupt	Interrupt (bar); Indicates presence of an important condition which can be read over the serial 2-wire interface	2	
5	LVTTL-I	TX_DIS	Transmitter Disable; Transmitter laser source turned off		
6		VCC5	+5 Power Supply		
7		GND	Module Ground	1	
8		VCC3	+3.3V Power Supply		
9		VCC3	+3.3V Power Supply		
10	LVTTL-I	SCL	Serial 2-wire interface clock	2	
11	LVTTL- I/O	SDA	Serial 2-wire interface data line	2	
12	LVTTL-O	Mod_Abs	Module Absent; Indicates module is not present. Grounded in the module.	2	
13	LVTTL-O	Mod_NR	Module Not Ready	2	
14	LVTTL-O	RX_LOS	Receiver Loss of Signal indicator	2	
15		GND	Module Ground	1	
16		GND	Module Ground	1	

Add.: 2nd Floor Building D Huafeng International Robot Industrial Park, Xixiang Baoan District Shenzhen Tel: (0086) 755 23018340 | Fax: (0086) 755 26053449 | Email: info@sopto.com.en

Hongan Group | Shenzhen Sopto Technology Co.Limited

17CML-ORD-Receiver inverted data output18CML-ORD+Receiver non-inverted data output19GNDModule Ground120VCC2+1.8V Power Supply121PPower Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset-21LVTTL-IPPower Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset-22VCC2+1.8V Power Supply-23GNDModule Ground124PECL-IRefCLK+Reference Clock non-inverted input, AC coupled on the host board - Not required325PECL-IRefCLK-Reference Clock inverted input, AC coupled on the host board - Not required326GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input129CML-ITD+Transmitter non-inverted data input130GNDModule Ground1					
19GNDModule Ground120VCC2+1.8V Power Supply121VTTL-IP_Down/RSTPower Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module resetPower Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset22VCC2+1.8V Power Supply2323GNDModule Ground124PECL-IRefCLK+Reference Clock non-inverted input, AC coupled on the host board – Not required325PECL-IRefCLK-Reference Clock inverted input, AC coupled on the host board – Not required326GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input129CML-ITD+Transmitter non-inverted data input1	17	CML-O	RD-	Receiver inverted data output	
20VCC2+1.8V Power Supply21P_Down/ RSTPower Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset21LVTTL-IP_Down/ RSTReset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.22VCC2+1.8V Power Supply23GNDModule Ground24PECL-IRefCLK+Reference Clock non-inverted input, AC coupled on the host board - Not required25PECL-IRefCLK-Reference Clock inverted input, AC coupled on the host board - Not required26GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input129CML-ITD+Transmitter non-inverted data input	18	CML-O	RD+	Receiver non-inverted data output	
21LVTTL-IP_Down/ RSTPower Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset21LVTTL-IP_Down/ RSTPower Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset22VCC2Flash Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.23GNDModule Ground24PECL-IRefCLK+RefCLK+Reference Clock non-inverted input, AC coupled on the host board - Not required25PECL-IRefCLK-GNDModule Ground126GNDModule Ground27GNDModule Ground28CML-ITD-29CML-ITD+29CML-ITD+	19		GND	Module Ground	1
21LVTTL-IP_Down/ RSTstand-by mode and on the falling edge of P_Down initiates a module reset22LVTTL-IRSTReset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.22VCC2+1.8V Power Supply23GNDModule Ground24PECL-IRefCLK+RefCLK-IRefCLK+RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-IRefCLK-RefCLK-I	20		VCC2	+1.8V Power Supply	
RS1Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.22VCC2+1.8V Power Supply23GNDModule Ground24PECL-IRefCLK+RefCLK+Reference Clock non-inverted input, AC coupled on the host board – Not required25PECL-IRefCLK-RefCLK-Reference Clock inverted input, AC coupled on the host board – Not required26GND27GND28CML-I29CML-I29CML-I29CML-I20CML-I20CML-I21TD+22Transmitter non-inverted data input	21	IVTTII	P_Down/	stand-by mode and on the falling edge of P_Down initiates a	
23GNDModule Ground124PECL-IRefCLK+Reference Clock non-inverted input, AC coupled on the host board – Not required325PECL-IRefCLK-Reference Clock inverted input, AC coupled on the host board – Not required326GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input29CML-ITD+Transmitter non-inverted data input	21		RST	including the 2-wire serial interface, equivalent to a power	
24PECL-IRefCLK+Reference Clock non-inverted input, AC coupled on the host board – Not required325PECL-IRefCLK-Reference Clock inverted input, AC coupled on the host board – Not required326GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input29CML-ITD+Transmitter non-inverted data input	22		VCC2	+1.8V Power Supply	
24PECL-IRefCLK+host board - Not required325PECL-IRefCLK-Reference Clock inverted input, AC coupled on the host board - Not required326GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input129CML-ITD+Transmitter non-inverted data input1	23		GND	Module Ground	1
25PECL-IRefCLK-board - Not required326GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input129CML-ITD+Transmitter non-inverted data input1	24	PECL-I	RefCLK+		3
27GNDModule Ground128CML-ITD-Transmitter inverted data input129CML-ITD+Transmitter non-inverted data input1	25	PECL-I	RefCLK-	1 / 1	3
28CML-ITD-Transmitter inverted data input29CML-ITD+Transmitter non-inverted data input	26		GND	Module Ground	1
29 CML-I TD+ Transmitter non-inverted data input	27		GND	Module Ground	1
	28	CML-I	TD-	Transmitter inverted data input	
30 GND Module Ground 1	29	CML-I	TD+	Transmitter non-inverted data input	
	30		GND	Module Ground	1

Note

1. Module circuit ground is isolated from module chassis ground within the module.

2. Open collector; should be pulled up with 4.7k -10k ohms on host board to a voltage between 3.15V and 3.6V.

3. A Reference Clock input is not required.

Digital Diagnostic Functions

As defined by the XFP MSA 1, SPT-X55TG-ZR++ XFP transceivers provide digital diagnostic functions via a 2-wire serial interface which allows real-time access to the following operating parameters:

- Transceiver temperature
- Laser bias current
- Transmitted optical power
- Received optical power
- Transceiver supply voltage


It also provides a sophisticated system of alarm and warning flags, which may be used to alert end-users when particular operating parameters are outside of a factory-set normal range.

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through the 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP transceiver into those segments of its memory map that are not write-protected. The negative edge clocks data from the XFP transceiver. The serial data signal (SDA pin) is bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation. The memories are organized as a series




of 8-bit data words that can be addressed individually or sequentially. The 2-wire serial interface provides sequential or random access to the 8 bit parameters, addressed from 000h to the maximum address of the memory.

For more detailed information including memory map definitions, please see the XFP MSA Specification.



Recommended Host Board Power Supply Circuit

Sopto




Recommended High-speed Interface Circuit




Hongan Group | Shenzhen Sopto Technology Co.Limited





Mechanical Dimensions



Ordering information	
Part Number	Product Description
SPT-X55TG-ZR++	Optical Transceiver XFP 10GBASE-ZR, 1550nm ,120km, LC, DDM

Note:

1. If you need -40 \sim 85°C products, please contact us.

2. If you need more customized services, please contact us.



E-mail: info@sopto.com.cn

1

Web : <u>http://www.sopto.com.cn</u>

